


**FIG. 1**



**FIG. 2**

**<D/A CONVERTER CIRCUIT >**

The diagram illustrates a D/A converter circuit (14) and its system architecture. The circuit (14) is enclosed in a dashed box and includes a current source (16) connected to a resistor (Ra) and a transistor (TNa). A series of transistors (TNb, TNc, TNd, TNe, TNf-1, TNn-1) are connected in a chain, with their gates controlled by digital inputs (x1, x2, x4, x8, xn). Each transistor is connected to a resistor (Rb, Rc, Rd, Re, Rn-1) and a diode (D0, D1, D2, D3, Dn-1). The diodes are connected to a common output node (3a) which is also connected to a resistor (Rf) and a transistor (Tfb). The output node (3a) is connected to a control circuit (23) which includes a FLAG REGISTER, a CONTROL CIRCUIT, and a RESET INHIBIT CIRCUIT. The control circuit (23) is also connected to a DISPLAY DATA REGISTER (8) and an MPU. The control circuit (23) outputs a signal (SP) to the RESET INHIBIT CIRCUIT. The control circuit (23) also outputs a signal (LP) to the FLAG REGISTER. The control circuit (23) is connected to a control line (7) which is connected to the gates of the transistors (TNb, TNc, TNd, TNe, TNf-1, TNn-1). The control line (7) is also connected to a control line (6) which is connected to the RESET INHIBIT CIRCUIT. The control line (6) is also connected to a control line (3b) which is connected to the gates of the transistors (TNb, TNc, TNd, TNe, TNf-1, TNn-1). The control line (3b) is also connected to a control line (GND).

16

3b

3a

SP

6

RESET INHIBIT CIRCUIT

7

8

MPU

DISPLAY DATA REGISTER

↑↑↑ (DAT)

↑

20

23

CONTROL CIRCUIT

FLAG REGISTER

LP

14

<D/A CONVERTER CIRCUIT >

16

3b

3a

SP

6

RESET INHIBIT CIRCUIT

7

8

MPU

DISPLAY DATA REGISTER

↑↑↑ (DAT)

↑

20

23

CONTROL CIRCUIT

FLAG REGISTER

LP

14

<D/A CONVERTER CIRCUIT >

16

3b

3a

SP

6

RESET INHIBIT CIRCUIT

7

8

MPU

DISPLAY DATA REGISTER

↑↑↑ (DAT)

↑

20

23

CONTROL CIRCUIT

FLAG REGISTER

LP




FIG. 3




FIG. 4




FIG. 5

